



MICROCOPY RESOLUTION TEST CHART NATIONAL BUREAU OF STANDARDS-1963-A

Ente

INCLASSIFIED	9
REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
AFOSR TR 83-0978	3. RECIPIENT'S CATALOG NUMBER
WITHER (and Substitute) WHENERICAL ALGORITHMS AND PARALLEL TASKING	5. TYPE OF REPORT & PERIOD COVERED INTERIM, 15 MAY 82-14 MAY 83
	6. PERFORMING ORG, REPORT NUMBER
nrginia C. Klema and Elizabeth R. Ducot	AFOSR-82-0210
aboratory for Information & Decision Systems Abstractusetts Institute of Technology Cambridge NA 02139	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS PE61102F; 2304/A3
Nathematical & Information Sciences Directorate Air Force Office of Scientific Research	12. REPORT DATE 14 MAY 83
Bolling AFB DC 20332 TE MONITORING AGENCY NAME & ADDRESS(If different from Controlling Office)	3 15. SECURITY CLASS. (of this report)
	UNCLASSIFIED 15a. DECLASSIFICATION DOWNGRADING SCHEDULE

16, DISTRIBUTION STATEMENT (of this Report)

Approved for public release; distribution unlimited.

17. DISTRIBUTION STATEMENT (of the ebetract - red in Block 20, if different from Report)

18. SUPPLEMENTARY NOTES



19. KEY WORDS (Continue on reverse side if necessary and identify by block number)

20. ABSTRACT (Continue on reverse side if necessary and identify by block number)

During this period the hardware configuration of four Intel 8630 boards each having an Intel 8086 central processing unit and an 8087 numeric data processor with IEEE floating point arithmetic has been installed and is operational. Fortran 77 (the subset with certain extensions to support IEEE floating point arithmetic) is operational for numerical computing. ASM86 (the Intel assembly language) and PLM (the Intel systems programming language) are used for the necessary operating systems work to permit concurrent computing on the Intel processors.

TO DESCRIPTION OF THE PROPERTY OF THE PROPERTY

DD 1 JAN 73 1473

EDITION OF 1 NOV 65 IS OBSOLETE

UNCLASSIFIED
SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

84 11 19 036

UNCLASSIFIED
SECURITY CLASSIFICATION OF THIS PAGE (Then Date Entered)

AFOSR-TR. 33-0978

Progress Report, AFOSR -reference number 82-0210, contract #2304/A3, "Numerical Algorithms and Parallel Tasking," principal investigator, Virginia C. Klema, research staff member, Elizabeth R. Ducot.

During the period, May 15, 1982 through May 14, 1983, Virginia Klema and Elizabeth Ducot have been supported for four months. During this period of time the hardware configuration of four Intel 8630 boards each having an Intel 8086 central processing unit and an 8087 numeric data processor with IEEE floating point arithmetic has been installed and is operational. Fortran 77 (the subset with certain extensions to support IEEE floating point arithmetic) is operational for numerical computing. ASM86 (the Intel assembly language) and PLM (the Intel systems programming language) are used for the necessary operating systems work to permit concurrent computing on the Intel processors.

The concurrent computing system is augmented by the Intel 432 32 bit processors (four at present). These processors were donated by the Intel Corporation for this research. The Intel 432 system receives native code by cross-compilation of Ada (trademark of DoD) files that are compiled, linked, and downloaded to the Intel development system (provided by National Science Foundation resources) that serves as a front end machine for the 432 system. The post-doctoral associate, A. R. Barron has done most of the work on Ada thus far.

The hardware configuration will be augmented by additional Intel processors and a VAX 11/730 dedicated to this research. These components are provided by the DoD Instrumentation grant to Virginia Klema administered by AFOSR.

Results of the research will be reported in an invited address by Virginia Klema at the Toronto American Statistical Association in August. Elizabeth Ducot and Virginia Klema will present a summary of the Computing environment for concurrent computing at the SIAM Conference on Parallel Computing in Norfolk in November. Copies of these presentations will be submitted to AFOSR.

Approved for public release; distribution unlimited.

We enclose Elizabeth Ducot's comments on the progress of the work on the parallel tasker for which she has primary responsibility.

We gratefully acknowledge the support for this research.

THE COLUMN TO THE TAX TO SEE THE SECRETARY SECURITIES CONTRACT TO SECURITIES OF THE SECURITIES OF THE SECURITIES.

Virginia Klema June 14, 1983

Acces	sion For	
NTIS	GRA&I	
DTIC	TAB 📆	
Unann	ounced [
Justi	fication	
Ву		*
Distr	ibution/	
Avai	lability Codes	
Dist	Avail and/or Special	
A-1		

AIR FORCE OFFICE OF SCIENTIFIC RESEARCH (AFSC)

NOTICE OF TRASSPORMA TO DEED

This technical indicates the property of the pro

ATR FORCE OFFICE OF SCIENTIFIC RESEARCH (AFSC)
NOTICE OF TRANSMITTED DATE
This to the second of the

AFOSR PROGRESS REPORT

The hardware for the Experimental Concurrent Computing Testbed (preliminary version) has been installed at MIT. The initial configuration is an example of a global bus architecture in which intel 8086/8087 processor/co-processor pairs are connected via a common multibus. (Upgrades of the main procesor to the more powerful 286 (386) processor chips can be accommodated in the system as configured; constraints on the upgrade will be due to the availability of the companion 287 (387) numeric data processors).

The design of the computing environment for this multi-processor system calls for one of the 8086 processors to function as the system MANAGER (MP). The manager has the highest priority in the system and is responsible for most of the system functions (including file manipulation, system I/O, and interaction with the user). In addition, the system manager will host the parallel tasker and will act as a controller for the execution of the parallel algorithms. Depending on the algorithm, portions of the computation may be performed by the manager; hence a numeric data processor (intel 8087) has been included as a part of the MP processing element. Subordinate to the MP are WORKER processing elements (WP's), consisting of identical 8086/8087 pairs. Currently, there are three WP's in place within the system;

additional components are expected in the fall of 1983.

Mechanisms have been established that provide for communication among processors, for interprocessor coordination, and for conflict resolution. Communication will be achieved via uni-directional software ports located in shared memory. In order to minimize bus contention inherent in a fully shared memory scheme, the ports and associated buffers are placed in regions that, while logically accessible to all elements on the multibus, are physically on-board the receiving processor. In this implementation, the receiver is viewed as the "owner" of the port region, using only its local data bus to access code and data and status information located there. Parallel priority logic, implemented in hardware, is used to resolve contention on the multibus. Port contention and mutual exclusion logic will implemented in software. The development of code for creating the ports and establishing the specialized communication primitives is progress, and the testing of the mechanisms for shifting code modules from the MP to a WP is underway. Semantics for specifying the algorithmic decomposition and process coordination logic, based on these primitives, are in the early design stages.

Elizabeth R. Ducot June 14, 1983

FILME

を

12-84

DTIC